FPGA based High Speed Memory BIST Controller for Embedded Applications
نویسندگان
چکیده
منابع مشابه
Digital Speed Controller for Embedded High Reliability Applications
Modern “electric platform” based vehicles and aircraft for commercial and military duty are using electric motors in large numbers. The demand for higher efficiency, improved performance, lower noise and smaller controller footprint has led to development of a high reliability motor controller for vector controlled permanent magnet motors. This controller is optimized to act as a design platfor...
متن کاملBIST-BASED Group Testing for Diagnosis of Embedded FPGA Cores
A group testing-based BIST technique to identify faulty hard cores in FPGA devices is presented. The method provides for isolation of faults in embedded cores as demonstrated by experiments on the Virtex-5 family of Xilinx FPGAs. High-level HDL code is developed to instantiate a Finite State Machine (FSM) which generates the test inputs for the Blocks Under Test (BUTs). The BUTs are divided int...
متن کاملEmbedded Memory Bist for Systems-on-a-chip Embedded Memory Bist for Systems-on-a-chip
Embedded memories consume an increasing portion of the die area in deep submicron systems-on-a-chip (SOCs). Manufacturing test of embedded memories is an essential step in the SOC production that screens out the defective chips and accelerates the transition from the yield learning phase to the volume production phase of a new manufacturing technology. Built-in self-test (BIST) is establishing ...
متن کاملA Flexible Programmable Memory BIST for Embedded Single-Port Memory
© 2013 ETRI Journal, Volume 35, Number 5, October 2013 Programmable memory built-in self-test (PMBIST) is an attractive approach for testing embedded memory. However, the main difficulties of the previous works are the large area overhead and low flexibility. To overcome these problems, a new flexible PMBIST (FPMBIST) architecture that can test both single-port memory and dual-port memory using...
متن کاملAn Effective Programmable Memory BIST for Embedded Memory
This paper proposes a micro-code based Programmable Memory BIST (PMBIST) architecture that can support various kinds of test algorithms. The proposed Non-linear PMBIST (NPMBIST) guarantees high flexibility and high fault coverage using not onlyMarch algorithms but also non-linear algorithms such as Walking and Galloping. This NPMBIST has an optimized hardware overhead, since algorithms can be i...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Indian Journal of Science and Technology
سال: 2015
ISSN: 0974-5645,0974-6846
DOI: 10.17485/ijst/2015/v8i33/76080